Wednesday, 2016-12-21

*** vstehle <vstehle!> has quit IRC00:03
*** agust <agust!> has quit IRC00:09
*** m_w <m_w!> has quit IRC00:21
*** jimt1 <jimt1!~Adium@2610:160:11:33:1c9b:d1a7:6e62:cc59> has quit IRC01:58
*** stephano <stephano!~stephano@> has joined #minnowboard03:25
*** bcran <bcran!> has quit IRC03:38
*** jkridner <jkridner!~jkridner@pdpc/supporter/active/jkridner> has quit IRC05:17
*** jkridner <jkridner!~jkridner@pdpc/supporter/active/jkridner> has joined #minnowboard05:24
*** vstehle <vstehle!> has joined #minnowboard06:00
*** lostincake__ <lostincake__!> has joined #minnowboard07:09
*** lostincake_ <lostincake_!> has quit IRC07:11
*** _franck_ <_franck_!527f6536@gateway/web/freenode/ip.> has joined #minnowboard07:49
*** ScrambledAuroras <ScrambledAuroras!> has quit IRC08:48
*** ScrambledAuroras <ScrambledAuroras!> has joined #minnowboard08:54
*** agust <agust!> has joined #minnowboard09:42
*** jkridner <jkridner!~jkridner@pdpc/supporter/active/jkridner> has quit IRC09:43
*** bluelightning <bluelightning!~paul@pdpc/supporter/professional/bluelightning> has quit IRC10:17
*** programmerq <programmerq!~jefferya@unaffiliated/programmerq> has quit IRC10:32
*** jkridner <jkridner!~jkridner@pdpc/supporter/active/jkridner> has joined #minnowboard11:16
*** jkridner <jkridner!~jkridner@pdpc/supporter/active/jkridner> has quit IRC11:20
*** __av500__ <__av500__!> has joined #minnowboard11:35
*** av500 <av500!~av500@2003:a:174:e400:224:8cff:fe9f:d658> has quit IRC11:35
*** __av500__ is now known as av50013:40
*** RzR <RzR!~RzR@unaffiliated/rzr> has quit IRC13:51
*** RzR <RzR!~RzR@> has joined #minnowboard13:52
*** aholler <aholler!> has quit IRC14:45
*** aholler <aholler!> has joined #minnowboard14:45
*** vaibhava <vaibhava!~vaibhava@> has quit IRC16:38
*** vaibhava <vaibhava!~vaibhava@> has joined #minnowboard16:40
BitweasilI'm banging bits onto the UART and nothing is coming out. :(17:43
* Bitweasil goes to grab his scope17:43
BitweasilWell, the port thinks it's banging bits out.18:07
BitweasilDo I have to do anything with the muxed GPIO pins?18:07
BitweasilWell, scope says, nothing coming out the pins. If I dump stuff to them in Linux, I see it.  Hrm.18:38
* Bitweasil wonders what he has set up wrong.18:38
*** bluelightning <bluelightning!~paul@pdpc/supporter/professional/bluelightning> has joined #minnowboard18:44
Bitweasilwarthog9, typo in Table 277 or thereabouts: Sclock Frequencies from M/N settings.  M value, 228/0x120 - should be 2/8/8 - not 228.  0x120 is the correct value, decimal value is wrong.19:03
BitweasilNot that this fixes my issue yet. :)19:03
BitweasilThe trick:19:35
BitweasilYou have to write the new clock values to PRV_CLOCK_PARAMS as just the values, /then/ or in bits 0 and 31, and write the new value.19:36
BitweasilIf you try to write everything at once it doesn't actually update the clock - it updates the register, but it hasn't sucked the new values in and actually updated the M/N divider.19:36
Bitweasil... thank you Linux kernel source for that, though I was getting to the clock anyway based on the output from my little scope.19:37
BitweasilDSO138.  useful enough. :)19:37
*** jkridner <jkridner!~jkridner@pdpc/supporter/active/jkridner> has joined #minnowboard19:57
*** jkridner <jkridner!~jkridner@pdpc/supporter/active/jkridner> has quit IRC20:02
*** m_w <m_w!> has joined #minnowboard20:37
zentrumBitweasil: yes, a lot of quirks are needed to make it work20:54
zentrumBitweasil: freebsd guys also did a great job:
zentrumBitweasil: you find the corresponding ticket here as well:
yoctiBug 194952: was not found.20:56
Bitweasilzentrum, thanks.  Useful.  I'm not doing anything fancy, just took me a bit to work out how to set the clock divider. :)21:03
zentrumthey did as well ;)21:09
zentrumand i dont know how the find out all the quirks :D21:10
Bitweasil*nods* Play, I think.21:11
*** m_w <m_w!> has quit IRC21:22
*** RzR <RzR!~RzR@> has quit IRC21:27
*** RzR <RzR!~RzR@unaffiliated/rzr> has joined #minnowboard21:27
BitweasilNice.  Ok.  I think I've got it figured out (how to add characters if the FIFO is not full).21:43
BitweasilNow, if I could figure out how to set the FIFO depth to 64...21:44
*** agust <agust!> has quit IRC22:20
*** stephano <stephano!~stephano@> has quit IRC22:26
*** stephano <stephano!~stephano@> has joined #minnowboard22:27
*** jimt1 <jimt1!~Adium@2610:160:11:33:870:18d1:d20b:7d89> has joined #minnowboard23:42
BitweasilAww yeah!  Just pushed data out of HSUART#0 at 3000000 baud (max my FTDI gizmo will handle).23:55
BitweasilNow I need to get CTS/RTS working... I drop data if the FTDI is run into a VM.23:55
* Bitweasil calls it quits for the night.23:55

Generated by 2.11.0 by Marius Gedminas - find it at!